



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/625,580	07/23/2003	Daniel Kenneth Lunecki	CYGL-26,370	7734
25883	7590 09/30/2005		EXAMINER	
HOWISON & ARNOTT, L.L.P			VO, TIM T	
P.O. BOX 74	1715			
DALLAS, TX 75374-1715			ART UNIT	PAPER NUMBER
			2112	

DATE MAILED: 09/30/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

K		•			
	Application No.	Applicant(s)			
Office Action Summan	10/625,580	LUNECKI ET AL.			
Office Action Summary	Examiner	Art Unit			
71-11-11-11-11-11-11-11-11-11-11-11-11-1	Tim T. Vo	2112			
- The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory peniod will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
1) Responsive to communication(s) filed on <u>23 July 2003</u> .					
2a) This action is <b>FINAL</b> . 2b) This action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4)⊠ Claim(s) <u>1-25 and 30</u> is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s)is/are allowed.					
6)⊠ Claim(s) <u>1-25 and 30</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/o	r election requirement.				
Application Papers					
9)☐ The specification is objected to by the Examiner.					
10)⊠ The drawing(s) filed on <u>23 <i>July 2003</i></u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).					
a) ☐ All b) ☐ Some * c) ☐ None of:					
1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No					
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).					
* See the attached detailed Office action for a list of the certified copies not received.					
and the second s					
Attachment(s)					
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Informal P 6) Other:	Patent Application (PTO-152)			
U.S. Patent and Trademark Office					
PTOL-326 (Rev. 7-05) Office Ac	tion Summary Pa	art of Paper No./Mail Date 20050926			

Art Unit: 2112

#### Part III DETAILED ACTION

#### Notice to Applicant(s)

This application has been examined. Claims 1-25 and 30 are pending.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 16-25 are rejected under 35 U.S.C. § **102(b)** as being anticipated by Bacon patent number 6,307,538.

As for claim 16, Bacon teaches a modularized serial data module for interfacing between a first serial data communication interface (see figure 3, microcontroller core 102, SIE 104), operating in accordance with a first serial data protocol that transmits/receives data and also provides power to the modularized serial data module (see figure 3, and column 5 lines 6-12), and a second serial data communication interface operating in accordance with an associated serial data protocol that transmits or receives data (see figure 3, isolator 92 and column 5 lines 1-5), comprising: a connector housing for providing a physical interface with the first serial data communication interface (see figure 3, connector housing); a data interface

Art Unit: 2112

for providing a physical interface with the second serial data communication interface (see figure 3, isolator 92); a processor housing disposed adjacent said connector housing and interfacing therewith (see figure 3, microcontroller core 102; a processor disposed within said processor housing and operable to be powered by the serial data communication interface through said connector housing (see figure 3. microcontroller 102 and column 5 lines 5-12), and also operable to interface with the data portion of the first serial data communication interface through said connector housing (see figure 3, SIE 104 and column 5 lines 5-13), and to interface with the data portion of the second data communication interface through said data interface (see column 4 lines 55-67); and wherein said processor is operable to provide processing of information based upon data received from either the first serial data communication interface through said connector housing or the second serial data communication interface through said data interface, or processing information for transmission to either the serial data communication interface through said connector housing or the second serial data communication interface through said data interface (see figure 3 and column 5 lines 6-12).

As for claims 17-19, Bacon teaches wherein said data interface comprises an analog interface (see column 4 lines 30-33).

As for claims 20-22, Bacon teaches wherein said data interface comprises a digital data interface (see column 5 lines 6-12).

Art Unit: 2112

As for claims 23, Bacon teaches wherein the first serial data protocol is a synchronous data protocol (see column 6 lines 29-30).

As for claims 24, Bacon teaches wherein the first serial data protocol is associated with a universal serial bus data protocol (see column 3 lines 47).

As for claim 25, Bacon teaches wherein processor utilizes a free running time base generated within said connector housing (see column 6 lines 22-31).

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. § 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-15 and 30 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Bacon in view of Ware et al. patent number 5,446,696.

As for claims 1, 15 and 30, Bacon teaches a modularized serial data module for interfacing with a serial data communication interface operating in accordance with a first serial data protocol that transmits/receives data

**Art Unit: 2112** 

and also provides power to the modularized serial data module (see figure 3, microcontroller core 102 and column 5 lines 6-12), comprising: a connector housing for providing a physical interface with the serial data communication interface (see figure 3, connector plugs 106, SIE 104); a processor housing disposed adjacent said connector housing and interfacing therewith (see figure 3, microcontroller 102); a processor disposed within said processor housing and operable to be powered by the serial data communication interface through said connector housing and also operable to interface with the data portion of the serial data communication interface through said connector housing (see figure 3. microcontroller 102, power supply 184, ground 182, and column 5 lines 6-18); and wherein said processor is operable to provide processing of information based upon data received from the serial data communication interface through said connector housing or processing information for transmission to the serial data communication interface through said connector housing (see figure 3 and column 5 lines 5-18). Bacon does not expressly teach oscillator disposed with the processor housing. However, Ware teaches an oscillator disposed within a processor (see figure 5, oscillator 565 disposed within the processor 560). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Ware into the teachings of Bacon because the oscillator will providing control of frequency for refresh signal thus power reduction can be reduced significantly (see abstract and column 3 lines 49-52).

Art Unit: 2112

As for claim 2, Bacon teaches a data interface between said processor in said processor housing and external to said processor housing for transmission of data from the processor exterior to the processor housing or receipt of data generated exterior to said data housing for processing by the said processor (see figure 3).

As for claims 3-5, Bacon teaches wherein said data interface comprises an analog interface (see column 4 lines 30-33).

As for claims 6-8, Bacon teaches wherein said data interface comprises a digital data interface (see column 5 lines 6-12).

As for claim 9, Bacon teaches a transducer disposed in said processing housing for interfacing between said processor and exterior to said processor housing for receipt of external information generated external to said processor housing or providing of information to the exterior of said processor housing, said transducer interfaced with said processor (see figure 3, transducer 80, 82, 84).

As for claim 10, Bacon teaches wherein said transducer is operable to sense exterior information for input to said processor for processing thereof and subsequent transmission to the serial data line through said connector housing (see figure 3, transducer 80, 82, 84).

As for claim 11, Bacon teaches wherein said transducer is operable to

Art Unit: 2112

generate information for output exterior of said processor housing (see figure 3).

As for claim 12, Bacon teaches wherein said transducer requires power and the power required thereby is provided through said connector housing and said processor housing (see figure 3 and column 5 lines 13-18).

As for claim 13, Bacon teaches wherein the first serial data protocol is a synchronous data protocol (see column 6 lines 29-30).

As for claim 14, Bacon teaches wherein the first serial data protocol is associated with a universal serial bus data protocol (see column 3 lines 47).

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tim T. Vo whose telephone number is 571-272-3642. The examiner can normally be reached on 7:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on 571-272-3672. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2112

Page 8

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

9/28/05

Tim T. Vo

Primary Examiner

Art Unit 2112